

Physics 124: Lecture 5

Binary, Hexadecimal, and Logic

adapted from T. Murphy's lectures

Binary, Hexadecimal Numbers

- Computers store information in binary
 - 1 or 0, corresponding to V_{CC} and 0 volts, typically
 - the CC subscript originates from "collector" of transistor
- Become familiar with binary counting sequence

binary	decimal	hexadecimal
0000 0000	0	0x00
00000001	1	0x01
0000 0010	2	0x02
00000011	2+1 = 3	0x03
00000100	4	0x04
00000101	4+1 = 5	0x05
etc.		
11111100	128+64+32+16+8+4 = 252	Oxfc
11111101	128+64+32+16+8+4+1 = 253	0xfd
11111110	128+64+32+16+8+4+2 = 254	0xfe
11111111	128+64+32+16+8+4+2+1 = 255	Oxff

Binary to Hex: easy!

- Note separation of previous 8-bit (one-byte) numbers into two 4-bit pieces (nibbles)
 - makes expression in hex (base-16; 4-bits) natural

binary	hexadecimal	decimal
0000	0	0
0001	1	1
0010	2	2
0011	3	3
0100	4	4
0101	5	5
0110	6	6
0111	7	7
1000	8	8
1001	9	9
1010	A (lower case fine)	10
1011	В	11
1100	С	12
1101	D	13
1110	E	14
1111	F	15

Hexadecimal, continued

- Once it is easy for you to recognize four bits at a time, 8 bits is trivial:
 - 01100001 is 0x61
 - 10011111 is 0x9f
- Can be handy because the ASCII code is built around hex:
 - 'A' is 0x41, 'B' is 0x42, ..., 'Z' is 0x5a
 - 'a' is 0x61, 'b' is 0x62, ..., 'z' is 0x7a
 - '^A' (control-A) is 0x01, '^B' is 0x02, '^Z' is 0x1a
 - '0' is 0x30, '9' is 0x39

ASCII	Table in Hex	first hex digit						
	0	1	2	3	4	5	6	7
0	NUL <mark>^@</mark> null (\0)	DLE ^P	SP space	0	6	Ρ	~	р
1	SOH ^A start of hdr	DC1 ^Q	!	1	A	Q	a	q
2	STX ^B start text	DC2 ^R		2	В	R	b	r
3	ETX ^C end text	DC3 ^S	#	3	С	S	С	S
4	EOT ^D end trans	DC4 ^T	\$	4	D	Т	d	t
5	ENQ [^] E	NAK ^U	00	5	Е	U	е	u
6	ACK ^F acknowledge	SYN ^v	&	6	F	V	f	v
7	BEL ^G bell	ETB ^w	1	7	G	W	g	W
8	BS ¹ H backspace	CAN ^X	(8	Н	Х	h	x
9	HT ^I horiz. tab (\t)	EM ^Y)	9	I	Y	i	У
А	LF J linefeed (\r)	SUB ²	*	:	J	Z	j	z
В	VT ^K vertical tab	ESC escape	+	;	K	[k	{
С	FF ^L form feed	FS	1	<	L	\	1	
D	CR ^M carriage ret (\n)	GS	-	=	М]	m	}
E	SO ^N	RS	•	>	N	^	n	~
F	SI ^O	US	/	?	0	_	0	DEL

second hex digit

ASCII in Hex

- Note the patterns and conveniences in the ASCII table
 - 0 thru 9 is hex 0x30 to 0x39 (just add 0x30)
 - A-Z parallels a-z; just add 0x20
 - starts at 0x41 and 0x61, so H is 8th letter, is 0x48, etc.
 - the first 32 characters are control characters, often represented as Ctrl-C, denoted ^C, for instance
 - associated control characters mirror 0x40 to 0x5F
 - put common control characters in red; useful to know in some primitive environments

Parenthesis: Thru-hole vs SMT (Surface Mounted Technology)

Thru-hole









SMT







Intro to soldering

<u>https://learn.sparkfun.com/tutorials/how-to-solder-through-hole-soldering</u>



Soldering equipment and supplies



"Dos and Don'ts"



Do: Touch the iron to the component leg and metal ring at the same time.

Do: While continuing to hold the iron in contact with the leg and metal ring, feed solder into the joint.



Do: Use a sponge to clean your iron whenever black oxidization builds up on the tip.



Solder flows around the leg and fills the hole - forming a volcano-shaped mound of solder.





C

Error: Bad Connection (i.e. it doesn't look like a volcano) Solution: Flux then add solder.

J D

Error: Bad Connection...and ugly...oh so ugly. Solution: Flux then add solder.



Error: Too much solder connecting adjacent legs (aka a solder jumper). Solution: Wick off excess solder.



Logic Families

- TTL: transistor-transistor logic: BJT based
 - subtypes: L(ow power), LS(chotky), F(ast), A(dvanced)S, ALS, or H(igh-speed), LVTTL
 - output: logic high has $V_{OH} > 3.3 V$; logic low has $V_{OL} < 0.35 V$
 - input: logic high has $V_{IH} > 2.0 V$; logic low has $V_{IL} < 0.8 V$
 - dead zone between 0.8V and 2.0 V
 - nominal threshold: $V_T = 1.5 V$
- CMOS: complimentary MOSFET (Metal-Oxide-Semicond FET)
 - chips have HC or AHC designation (Advanced High-speed CMOS)
 - output: logic high has $V_{OH} > 4.7 V$; logic low has $V_{OL} < 0.2 V$
 - input: logic high has $V_{IH} > 3.7 V$; logic low has $V_{IL} < 1.3 V$
 - dead zone between 1.3V and 3.7 V
 - nominal threshold: V_T = 2.5 V

chips w/HCT designation are CMOS with TTL-compatible thresholds



Logic Family Levels

V_{IH}: Input High level Voltage V_{IL}: Input Low level Voltage V_{OH}: Output High level Voltage V_{OL}: Output Low level Voltage V_T: Threshold Voltage

- CMOS is closer to the "ideal" that logic low is zero volts and logic high is 5 volts
 - and has a bigger dead zone
- Example: A TTL device must:
 - interpret any input below 0.8 V as logic low
 - interpret any input above 2.0 V as logic high
 - put out at least 3.3 V for logic high
 - put out less than 0.35 V for logic low
- The differing input/output thresholds lead to noise immunity





Transistors

- Transistors are versatile, highly non-linear devices
- Two frequent modes of operation:
 - amplifiers/buffers
 - switches
- Two main flavors:
 - npn (more common) or pnp, describing doping structure
- Also many varieties:
 - bipolar junction transistors (BJTs) such as npn, pnp

Phys 124: Lecture 5

- field effect transistors (FETs): n-channel and pchannel
- metal-oxide-semiconductor FETs (MOSFETs)
- We'll just hit the essentials of the BJT here
 - MOSFET later in lecture





BJT Amplifier Mode

- Central idea is that when in the right regime, the BJT collector-emitter current is proportional to the base current:
 - namely, $I_{ce} = \beta I_{b}$, where the DC current gain β (or h_{fe}) is ~100
 - In this regime, the base-emitter voltage is ~0.6 V
 - below, $I_{\rm b} = (V_{\rm in} 0.6)/R_{\rm b}$; $I_{\rm ce} = \beta I_{\rm b} = \beta (V_{\rm in} 0.6)/R_{\rm b}$
 - so that $V_{\text{out}} = V_{\text{cc}} I_{\text{ce}}R_{\text{c}} = V_{\text{cc}} \beta(V_{\text{in}} 0.6)(R_{\text{c}}/R_{\text{b}})$
 - ignoring DC biases, wiggles on V_{in} become $\beta (R_c/R_b)$ bigger (and inverted): thus amplified



Switching: Driving to Saturation

- What would happen if the base current is so big that the collector current got so big that the voltage drop across R_c wants to exceed V_{cc} ?
 - we call this saturated: $V_{CE} = V_c V_e$ cannot dip below ~0.2 V
 - even if $I_{\rm b}$ is increased, $I_{\rm c}$ won't budge any more
- The example below is a good logic inverter
 - − if V_{cc} = 5 V; R_c = 1 kΩ; I_c (sat) ≈ 5 mA; need I_b > 0.05 mA
 - so $R_b < 20 \text{ k}\Omega$ would put us safely into saturation if $V_{in} = 5V$
 - now 5 V in \rightarrow ~0.2 V out; < 0.6 V in \rightarrow 5 V out



from Lecture 3: Transistor as a switch

Operate in either cut-off (OFF) or saturation (ON) regions



from Lecture 3: Transistor as a switch

Cut-off Characteristics





Saturation Characteristics



- The input and Base are grounded (ov)
- Base-Emitter voltage V_{BE} < 0.7v
- · Base-Emitter junction is reverse biased
- · Base-Collector junction is reverse biased
- · Transistor is "fully-OFF" (Cut-off region)
- No Collector current flows ($I_C = 0$)
- $\cdot V_{OUT} = V_{CE} = V_{CC} = "1"$
- · Transistor operates as an "open switch"

- The input and Base are connected to V_{CC}
- Base-Emitter voltage V_{BE} > 0.7v
- · Base-Emitter junction is forward biased
- · Base-Collector junction is forward biased
- Transistor is "fully-ON" (saturation region)
- \cdot Max Collector current flows (I_C = Vcc/R_L)
- V_{CE} = 0 (ideal saturation)

· Transistor operates as a "closed switch"

ON



Transistor Buffer

- In the hookup above (emitter follower, or common collector), $V_{out} = V_{in} - 0.6$
 - sounds useless, right?
 - there is no voltage "gain," but there is current gain
 - Imagine we wiggle $V_{\rm in}$ by ΔV : $V_{\rm out}$ wiggles by the same ΔV
 - so the transistor current changes by $\Delta I_e = \Delta V/R$
 - but the base current changes $1/\beta$ times this (much less)
 - so the "wiggler" *thinks* the load is $\Delta V / \Delta I_{\rm b} = \beta \cdot \Delta V / \Delta I_{\rm e} = \beta R$
 - the load therefore is less formidable
- The "buffer" is a way to drive a load without the driver feeling the pain (as much): it's impedance isolation

Field-Effect Transistors

- The "standard" npn and pnp transistors use basecurrent to control the transistor current
- FETs use a field (voltage) to control current
- Result is no current flows into the control "gate"
- FETs are used almost exclusively as switches
 - pop a few volts on the control gate, and the effective resistance is nearly zero

ON CHARACTERISTICS*										
VGS(th)	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$			2.1	3	v			
rds(ON)	Static Drain-Source	$V_{\text{GS}}=10V, I_{\text{D}}=0.5\text{A}$		1.2	5	Ω				
	On-Resistance		T _C = 125℃		1.9	9	Ω			
VDS(ON)	Drain-Source On-Voltage	$V_{\text{GS}}=10V, I_{\text{D}}=0.5\text{A}$		0.6	2.5	v				
		$V_{GS} = 4.5V, I_D = 75 mA$		0.14	0.4	v				
ID(ON)	On-State Drain Current	$V_{GS} = 4.5V, V_{DS} = 10V$	75	600		mA				
9 _{FS}	Forward Transconductance	$V_{DS} = 10V, I_{D} = 200 m/$	Ą	100	320		ms			

2N7000 FET

FET Generalities



BJT



note pinout correspondence

- Every FET has at least three connections:
 - source (S)
 - akin to emitter (E) on BJT
 - drain (D)
 - akin to collector (C) on BJT
 - gate (G)
 - akin to base (B) on BJT
- Some have a body connection too
 - though often tied to source

FET Types

- Two flavors: n and p
- Two types: JFET, MOSFET
- MOSFETs more common
- JFETs conduct "by default"
 - when $V_{gate} = V_{source}$
- MOSFETs are "open" by default
 - must turn on deliberately
- JFETs have a p-n junction at the gate, so must not forward bias more than 0.6 V
- MOSFETs have total isolation: do what you want



MOSFET Switches

- MOSFETs, as applied to logic designs, act as voltagecontrolled switches
 - n-channel MOSFET is closed (conducts) when positive voltage (+5 V) is applied, open when zero voltage
 - p-channel MOSFET is open when positive voltage (+5 V) is applied, closed (conducts) when zero voltage
 - (MOSFET means metal-oxide semiconductor field effect transistor)

В

24



Data manipulation

- All data manipulation is based on *logic*
- Logic follows well defined rules, producing predictable digital output from certain input
- Examples:



Phys 124: Lecture 5

A٠

NOT



- 0 V input turns OFF lower (n-channel) FET, turns ON upper (p-channel), so output is connected to +5 V
- 5 V input turns ON lower (n-channel) FET, turns OFF upper (p-channel), so output is connected to 0 V

- Net effect is logic inversion: $0 \rightarrow 5; 5 \rightarrow 0$

• Complementary MOSFET pairs → CMOS

A NAND gate from scratch:



- Both inputs at zero:
 - lower two FETs OFF, upper two ON
 - result is output HI
- Both inputs at 5 V:
 - lower two FETs ON, upper two OFF
 - result is output LOW
- IN A at 5V, IN B at 0 V:
 - upper left OFF, lowest ON
 - upper right ON, middle OFF
 - result is output HI
- IN A at 0 V, IN B at 5 V:
 - opposite of previous entry

Α

B

result is output HI



 $\left|\begin{array}{cc} 0 & 0 \\ 0 & 1 \end{array}\right|$

A NAND gate from scratch:



A NOR gate from scratch:



Phys 124: Lecture 5

All Logic from NANDs Alone



One last type: XOR



- XOR = (A NAND B) AND (A OR B)
- And this you already know you can make from composite NAND gates (though requiring 6 total)
- Then, obviously, XNOR is the inverse of XOR
 - so just stick an inverter on the output of XOR

Rule the World

- Now you know how to build ALL logic gates out of n-channel and p-channel MOSFETs
 - because you can build a NAND from 4 MOSFETs
 - and all gates from NANDs
- That means you can build computers

• So now you can rule the world!

Arithmetic Example

- Let's add two binary numbers:
 - 00101110 = 0x2e = 46
 - + 01001101 = 0x4d = 77
 - 01111011 = 0x7b = 123
- How did we do this? We have rules:

0 + 0 = 0; 0 + 1 = 1 + 0 = 1; 1 + 1 = 10 (2): (0, carry 1);

1 + 1 + (carried 1) = 11 (3): (1, carry 1)

- Rules can be represented by gates
 - If two input digits are A & B, output digit looks like XOR operation (but need to account for carry operation)



Phys 124: Lecture 5

Can make rule table:



- Digits A & B are added, possibly accompanied by carry instruction from previous stage
- Output is new digit, D, along with carry value
 - D looks like XOR of A & B when C_{in} is 0
 - D looks like XNOR of A & B when C_{in} is 1
 - C_{out} is 1 if two or more of A, B, C_{in} are 1

Binary Arithmetic in Gates



Input			Intermediate				Output		
	Α	В	C_{in}	E	F	Η	G	D	C _{out}
	0	0	0	0	0	0	0	0	0
	0	1	0	1	1	0	0	1	0
	1	0	0	1	1	0	0	1	0
	1	1	0	0	1	0	1	0	1
	0	0	1	0	0	0	0	1	0
	0	1	1	1	1	1	0	0	1
	1	0	1	1	1	1	0	0	1
	1	1	1	0	1	1	1	1	1
				-					

Each digit requires 6 gates

Each gate has ~6 transistors

~36 transistors per digit

Phys 124: Lecture 5

8-bit binary arithmetic (cascaded)



36

Computer technology built up from pieces

- The foregoing example illustrates the way in which computer technology is built
 - start with little pieces (transistors acting as switches)
 - combine pieces into functional blocks (gates)
 - combine these blocks into higher-level function (e.g., addition)
 - combine these new blocks into cascade (e.g., 8-bit addition)
 - blocks get increasingly complex, more capable
- Nobody on earth understands every nit of modern CPU
 - Grab previously developed blocks and run
 - Let a computer design the gate arrangements (eyes closed!)

Bitwise logic operators in C

- Logical operators applied to integers or characters get applied bit-wise
 - operators include & (and), | (or), ^ (xor), ~ (not)
 - don't confuse with conditional && (AND), || (OR), etc. (doubled-up)
- Examples:
 - 21 & 7 → 5:00010101 & 00000111 → 00000101
 - 21 & $0xff \rightarrow 21:00010101 \& 11111111 \rightarrow 00010101$
 - 21 & 0 → 0:00010101 & 0000000 → 0000000
 - $-21 \mid 7 \rightarrow 23:00010101 \mid 00000111 \rightarrow 00010111$
 - -21 ^ 7 \rightarrow 18:00010101 ^ 00000111 \rightarrow 00010010
 - ~21 → 234: ~00010101 → 11101010
- Masking
 - 234 &= 0x1f \rightarrow 11101010 & 00011111 \rightarrow 00001010 = 0x0a
- Bit shifting with >> or << operators
 - 01101011 >> 2 \rightarrow 00011010 (effectively divide by 4)
 - 01101011 << 1 \rightarrow 11010110 (effectively multiply by 2)